Abstract-The use of performance trade-off fronts, also known as Pareto fronts, in emerging design methodologies for analog integrated circuits is a keystone to overcome the limitations of the traditional top-down methodologies. However, most techniques reported so far to generate the fronts neglect the effect of the surrounding circuitry (such as the output load impedance) on the Pareto-front, thereby making it only valid for the context where the front was generated. This strongly limits its use in hierarchical analog synthesis because of the heavy dependence of key performances on the surrounding circuitry, but, more importantly, because this circuitry remains unknown until the synthesis process. We propose a new technique to generate the trade-off fronts that is independent of the load that the circuit has to drive. This idea is exploited for a Miller operational amplifier, and experimental results show that this is a promising approach to solve the issue.
INTRODUCTION
Analog integrated circuits still lag behind their digital counterpart in terms of Electronic Design Automation. Beyond any single reason, the inherent complexity of designing the simplest of the analog systems (the many non-ideal effects, the larger sensitivity to noise, etc.) has made difficult the same pace of evolution in systematic design methodologies.
A hot topic in this sense is the systematization of hierarchical design of analog circuits. This process begins with the system requirements and ends at the device level, with the specification of transistor sizes, values of all passive devices, and so on. The fact that most building blocks in any analog hierarchy feature a multi-dimensional space of performance characteristics and that the mapping between design objectives (or performances) and design variables (like the W and L of a transistor) is an involved problem, make analog hierarchical synthesis a very complex problem.
Traditionally, this problem has been addressed by using a topdown design approach [1] , where the system is hierarchically decomposed in different sub-system building blocks, down to the device level. At each hierarchical level, an appropriate architecture is selected for each block and its specifications are transmitted into a sub-set of specifications for each of the subblocks. The top-down specification transmission process ends up when the device level is reached, i.e., specification transmission at that level implies obtaining device sizes.
However, this approach has two important drawbacks: first, it does not guarantee the feasibility of the building blocks (as their requirements are being derived in the specification transmission process) since it is unknown if the requirements are realizable or not at lower hierarchical levels; second, there are not accurate estimates of power consumption and area occupation at the beginning of the specification transmission process (at any intermediate hierarchical level) since these two figures depend also on low-level details, not known at this early stage of the design.
In the recently proposed multi-objective bottom-up (MOBU) approach [2] , the hierarchy is handled in a bottomup-first way by means of the concept of Pareto-optimal front (POF), a promising resource to palliate the drawbacks of traditional top-down design methodologies [3] - [5] . A POF is the set of different instances or designs (e.g., different sizing) of a circuit block that best characterizes the trade-offs between competing performances, like power vs. speed. Generating the POF is a multi-objective optimization problem [6] , typically solved by a population-based optimization algorithm, coupled to a performance evaluator (such as an electrical simulator). This problem is formulated by maximizing or minimizing, simultaneously, a set of
, where x is a vector of design variables (device sizes and values, for the lowest level of the hierarchy, or behavioral model parameters, for upper levels), and each f i (x) is a performance characteristic of the circuit (such as dc gain). The final outcome of the optimization process is a b-dimensional, discrete hypersurface, i.e. the front, that embodies the performance trade-offs that the circuit can provide (one design of the front is no better than any other design of the front, except for, at least, one performance value; the designs of the front are said to be non-dominated, while the rest of designs found over the optimization process are dominated). All these concepts are illustrated in Figure 1 .
POF generation typically involves many thousands of simulations and, hence, quite long computation times. However the potential of the POF concept is that once generated, it could be used wherever and whenever necessary, that is, in any synthesis problem involving such building blocks. Notice that the front establishes fully defined, bi-univocal relations between performances and device sizes. In this way, it is in principle possible to hierarchically compose all the building blocks's trade-off fronts to obtain the complete trade-off front of an analog system. Then, mapping the systems requirements becomes a rapid, straightforward process, where, both feasibility and accurate performance estimates are guaranteed.
However, there still lies a fundamental issue: that the ultimate value of many commonly used performance characteristics of analog circuits do not only depend on the block itself, but on its surrounding circuitry. That is, the generated Pareto-front depends on the context where the analog building block is being used. Consider, for instance, the load impedance that a typical analog block such as the operational amplifier has to drive. For instance, if the operational amplifier is required to have a dc gain of 50dB when a 5kΩ-load is at its output and the Pareto front was obtained with a 100kΩ-load, then the selected designs may turn useless, possibly because their output impedances are much larger than 5kΩ. This same situation arises in hierarchical synthesis, because, as said above, the surrounding circuitry of the building block is unknown (and so is the load impedance). It is essential to stress the importance of this fact, because the use of POFs to solve the issues of top-down design and improve the systematic design of analog circuits is heavily compromised by this limitation.
In the application of the MOBU methodology to a real-life design problem, a ΔΣ A/D converter [7] , the problems with the surrounding circuitry have been circumvented by selecting only those designs from the Pareto fronts of the different building blocks that meet certain constraints: for instance, that the output impedance of the DAC block is higher than the output resistance of the corresponding integrator, or that the first non-dominant pole of the output impedance of the DAC is significantly higher than the integrator gain-bandwidth product. The problem is that this is an ad-hoc solution, that overly constrains the design problem and limits the effectiveness of POF-based synthesis as only a small fraction of designs of the POF are eventually used (imposing the above described constraints leads to an important reduction in the number of valid solutions for the converter, for which there initially were over a hundred valid designs for each building block).
Our proposed approach is to generate Pareto fronts of analog circuits that circumvent the dependence with the surrounding circuitry. In this paper, we develop this approach for operational amplifiers, for which a methodology to transform the POF of small-signal characteristics among arbitrary load conditions is introduced.
Section II describes the generation of POFs independently of the surrounding circuitry. Section III illustrates this
II. LOAD-INDEPENDENT PARETO-OPTIMAL FRONTS GENERATION METHODOLOGY
Let us consider the Miller operational amplifier, for which the performances of interest are: dc gain, 0 A , unity-gain frequency, u f , phase margin, PM, and output impedance, o Z . The optimization process aims at maximizing the first three performances ( 0 A , u f and PM) and minimizing o Z . Some of these performances depend on the load conditions, so when the POF for this block is generated, a load will be included in the evaluation of the individuals of the POF.
The operational amplifier can be considered a two-port, like that shown in Figure 2 . Voltage v 1 and current i 1 represent the differential input voltage and current respectively. Voltage v 2 and current i 2 represent the output voltage and current respectively (in case of single output). As we need a loadindependent characterization of the amplifier, we may consider, a priori, any matrix characterization of two-ports. However, the two-port matrix parameters must be selected intelligently, according to the performances of interest of the block. Let us consider the hybrid-2 parameters [8] to characterize the two-port: Let us assume that we wish to generate the POF for the output impedance, dc voltage gain, unity-gain frequency, and phase margin for some arbitrary loading conditions. The generation methodology proceeds as follows: 1) Generate the POF of the performances of interest for some known loading conditions by using a multi-objective optimization algorithm with a nested electrical simulator as performance evaluator. 5) Obtain the performance parameters dc gain, unity-gain frequency, phase margin, and output impedance by simple processing of the network functions.
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Notice that this procedure can be applied to any initial known loading conditions. The first step of this methodology has the heaviest computational effort by far, but notice that the results of step 3 are independent of the application, i.e., independent of the final loading conditions. Therefore, the first three steps can be performed beforehand, and the results stored and used whenever and wherever necessary.
III. RESULTS
In this section, the proposed methodology will be applied to the generation of the POF of the Miller operational amplifier, when a resistive-capacitive load is applied. Following step 1, a POF with a capacitive load of 1pF was first generated for the four objectives: dc voltage gain, unity-gain frequency, phase margin, and output impedance. The design variables in this case are the width and length of the transistors, plus the bias current and the compensation capacitor. Different constraints are imposed to the problem in order to obtain correct and useful sized circuits; for example, dc gain is set to be larger than 20dB, and phase margin 90º 10º PM > > . The POF was generated by coupling the electrical simulator HSPICE to the multi-objective evolutionary optimization algorithm NSGAII [9] . The population size and number of generations were 1500 and 150, respectively. Generation of this POF took about 1 hour 36 minutes of CPU time on a 2.2 GHz processor. The result is obviously 1500 sample points of the 4-dimensional POF. For illustration purposes, Figure 3 shows the projections of the 1500 points of this 4-dimensional hypersurface on the dc gain vs. unity-gain frequency plane, on the phase margin vs. unity-gain-frequency plane, and on the dc gain vs. output impedance plane. Each of these points represents a sized circuit showing the best trade-offs among the four performances considered.
From the electrical simulation of the 1500 points of the POF, the network functions ( ) (3) to each of these points, the hybrid-2 parameters 21 h′ and 22 h′ of the 1500 points are calculated. These two steps are performed in less than 5 minutes of CPU time. Notice that all the steps performed so far are independent of the final load conditions. Therefore, although computationally costly, they are performed long before the load is known and the other steps have to be performed.
Assume that we need now to generate the POF for a load of 2pF and 50kΩ. Using the points previously stored, the new POF is generated by applying steps 4 and 5 in Section II. Figure 4 shows the three projections of the 4-dimensional front. The application of these two steps takes only 20 seconds of CPU time.
To assess the procedure, the POF was also generated by coupling the optimizer with the electrical simulator for this new 2pF-50kΩ load (that is, not following the transformation procedure proposed here). A set of samples of the POF with similar quality characteristics is obtained (see Figure 5 ). However, as in the generation of the initial POF, 1 hour and 36 minutes of CPU are employed instead of the 20 seconds that were required by the transformation procedure described here. This is an acceptable time in order to incorporate this technique into a hierarchical synthesis flow where iterative evaluations of circuit performances are necessary. Notice that the POFs in Figures 4 and 5 are similar but the samples are different due to the finite population size and the stochastic nature of the multiobjective evolutionary algorithm. When comparing Figure 3 and Figure 4 , it can be observed that the transformation procedure implies an important movement of points in the design objective space. Density of points in Figure 4 might become smaller because in the transformation some points may move to regions that are not of interest (for example, very low phase margin or dc gain), or because the transformation procedure can move a point to a position in the objective/performance space where it becomes dominated by other points. Although some points may become dominated after the transformation, the procedure guarantees that a point of the transformed POF may not originate from a dominated point of the initial performance space.
IV. CONCLUSIONS
This paper introduces a POF transformation procedure for operational amplifiers based on a hybrid-2 parameter characterization. This approach enables the efficient and rapid generation of POFs to arbitrary interconnection conditions, which can be used in hierarchical synthesis based on POFs. Future work will address the generation of denser transformed POFs by simultaneously considering the POFs generated for different load conditions. 
